• Volume/Page
  • Keyword
  • DOI
  • Citation
  • Advanced
   
 
 
 

You are not logged in You are not logged in to this journal. Log In

J. Vac. Sci. Technol. B 28, 391 (2010); http://dx.doi.org/10.1116/1.3359612 (7 pages)

Shallow trench isolation stress modification by optimal shallow trench isolation process for sub-65-nm low power complementary metal oxide semiconductor technology

Chan-Yuan Hu1, Jone F. Chen1, Shih-Chih Chen2, Shoou-Jinn Chang1, Shih-Ming Wang1, Chih-Ping Lee3, and Kay-Ming Lee3

1Department of Electrical Engineering and Institute of Microelectronics Center for Micro/Nano Science and Technology, Advanced Optoelectronic Technology Center, National Cheng Kung University, Tainan 70101, Taiwan
2Department of Electrical Engineering, National Yunlin University of Science and Technology, Touliu 640, Taiwan
3United Microelectronics Corporation, Tainan Science-Based Industrial Park, Tainan 74145, Taiwan

View MapView Map

(Published online 26 March 2010)

Full Text: Read Online (HTML) | Download PDF | Rent Article | Buy PDF (US$28) | View Cart
Shallow trench isolation (STI) induced mechanical stress affects the device behavior in the advanced complementary metal oxide semiconductor (CMOS) technology. This article presents how to use an optimal STI process to reduce transistor mismatch and leakage current induced standby current in static random access memory (SRAM). The STI induced mechanical stress affects the device behavior in the advanced CMOS technology. The optimized STI process can reduce junction and bulk leakage that occurs on the STI sidewall due to STI compressive stress enhancing boron diffusion and increasing junction electric field of STI sidewall resulting in band-to-band-tunneling (BTBT) degradation. An obvious decrease in BTBT occurs on STI edge sidewall that is observed by using the optimized STI process. Meanwhile, the optimized STI process has better length of diffusion effect. Moreover, the optimized STI process can improve the parasitic device at STI edge because of smaller divot. Since random fluctuation of channel dopant and process induced device mismatch are major considerations in SRAM cell, we examine STI sidewall boron dopant diffusion effect on SRAM due to BTBT increasing exponentially with increasing doping concentration in the P-well of negative metal oxide semiconductor field effect transistor. The mismatch of passing gate of SRAM and Vcc_min can also be improved by leakage reduction from the optimized STI process due to improved random dopant fluctuation.

© 2010 American Vacuum Society

Article Outline

  1. INTRODUCTION
  2. EXPERIMENT
  3. RESULTS AND DISCUSSION
  4. CONCLUSION

KEYWORDS and PACS

PACS

  • 85.40.-e

    Microelectronics: LSI, VLSI, ULSI; integrated circuit fabrication technology

  • 85.30.Tv

    Field effect devices

RELATED DATABASES

To view database links for this article, you need to log in.

PUBLICATION DATA

ISSN

1071-1023 (print)  
1520-8567 (online)

For access to fully linked references, you need to log in.

Figures (13) Tables (1)

Access to article objects (figures, tables, multimedia) requires a subscription; log in to view available files.
(Access to supplementary files, where available, is free for this journal.)

Access to article objects (figures, tables, multimedia) requires a subscription; log in to view available files.
(Access to supplementary files, where available, is free for this journal.)


Close

close